

01/15/98



101-790.00  
102-82.00(1)  
103-44.00(2)

A

+

Please type a plus sign (+) inside this box → ☒

PTO/SB/05 (12/97)  
Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	93-C-032C3	Total Pages	25
First Named Inventor or Application Identifier			
Alex Kalnitsky			
Express Mail Label No.	EM044795993US		

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)

2. ☐ Specification [Total Pages 20]  
(preferred arrangement set forth below)

- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. ☒ Drawing(s) (35 USC 113) [Total Sheets 4]

4. Oath or Declaration [Total Pages 4]

a. ☐ Newly executed (original or copy)

b. ☒ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]

i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

5. ☒ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)

a. ☐ Computer Readable Copy

b. ☐ Paper Copy (identical to computer copy)

c. ☐ Statement verifying identity of above copies

### ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney

10. ☐ English Translation Document (if applicable)

11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations

12. ☒ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)

14. ☐ Small Entity Statement filed in prior application, Status still proper and desired

15. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)

16. ☒ Other: Copy of extension of time petition in parent application

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: 08 / 456,343

### 18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label ☒ Correspondence address below

(Insert Customer No. or Attach bar code label here)

NAME	Lisa K. Jorgenson			
	SGS-Thomson Microelectronics, Inc.			
ADDRESS	1310 Electronics Drive			
	M/S 2346			
CITY	Carrollton	STATE	Texas	ZIP CODE 75006-5039
COUNTRY	USA	TELEPHONE	(972) 466-7414	FAX (972) 466-7044

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

09007668 . 01.15.98

+

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL**

Note: Effective October 1, 1997.  
Patent fees are subject to annual revision.

**TOTAL AMOUNT OF PAYMENT** (\$) 916**Complete if Known**

Application Number	
Filing Date	
First Named Inventor	Alex Kalnitsky
Group Art Unit	2503
Examiner Name	S. Meier
Attorney Docket Number	93-C-032C3

**METHOD OF PAYMENT (check one)**

1. ☐ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit  
Account  
Number  
Deposit  
Account  
Name

- ☐ Charge Any Additional  
Fee Required Under  
37 CFR 1.16 and 1.17 ☐ Charge the Issue Fee Set in  
37 CFR 1.18 at the Mailing of the  
Notice of Allowance

2. ☒ Payment Enclosed:  
☒ Check ☐ Money  
Order ☐ Other

**FEE CALCULATION****1. FILING FEE**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 790	201 395	Utility filing fee	790
106 330	206 165	Design filing fee	
107 540	207 270	Plant filing fee	
108 790	208 395	Reissue filing fee	
114 150	214 75	Provisional filing fee	
<b>SUBTOTAL (1)</b>			<b>(\$ 790)</b>

**2. CLAIMS**

Total Claims	Extra	Fee from below	Fee Paid
22	-20 =	2	44
4	-3 =	1	82
Multiple Dependent Claims			0

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	
103 22	203 11	Claims in excess of 20	
102 82	202 41	Independent claims in excess of 3	
104 270	204 135	Multiple dependent claim	
109 82	209 41	Reissue independent claims over original patent	
110 22	210 11	Reissue claims in excess of 20 and over original patent	
<b>SUBTOTAL (2)</b>			<b>(\$ 126)</b>

**FEE CALCULATION (continued)****3. ADDITIONAL FEES**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet.	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 400	216 200	Extension for reply within second month	
117 950	217 475	Extension for reply within third month	
118 1,510	218 755	Extension for reply within fourth month	
128 2,060	228 1,030	Extension for reply within fifth month	
119 310	219 155	Notice of Appeal	
120 310	220 155	Filing a brief in support of an appeal	
121 270	221 135	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,320	241 660	Petition to revive - unintentional	
142 1,320	242 660	Utility issue fee (or reissue)	
143 450	243 225	Design issue fee	
144 670	244 335	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	
146 790	246 395	Filing a submission after final rejection (37 CFR 1.129(a))	
149 790	249 395	For each additional invention to be examined (37 CFR 1.129(b))	

Other fee (specify) \_\_\_\_\_

Other fee (specify) \_\_\_\_\_

\* Reduced by Basic Filing Fee Paid

**SUBTOTAL (3)** (\$)**SUBMITTED BY**

Typed or Printed Name Richard A. Bachand

Signature

Richard A. Bachand

Date

1/15/98

**Complete (if applicable)**

Reg. Number 25,107

Deposit Account  
User ID

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

01/15/98

09007658-011598

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: )  
Alexander Kalnitsky et al. ) Group Art Unit:  
 )  
Serial No. ) Examiner:  
 )  
Filed: HEREWITH )  
 )  
For: ENHANCED PLANARIZATION )  
TECHNIQUE FOR AN INTEGRATED CIRCUIT )

---

CERTIFICATE OF MAILING BY EXPRESS MAIL

Assistant Commissioner  
for Patents  
Washington, D.C. 20231

Sir:

The undersigned hereby certifies that the accompanying UTILITY PATENT APPLICATION TRANSMITTAL, FEE TRANSMITTAL, PRELIMINARY AMENDMENT, This Certificate of Mailing by Express Mail, and Return Card, all relating to the above application, were deposited as "Express Mail", Mailing Label No. EM044795993US, with the United States Postal Service, addressed to The Assistant Commissioner for Patents, Washington, D.C. 20231 on January 15, 1998

Date

Mailer

Date

Richard A. Bachand

Registration No. 25,107

ATTORNEY FOR APPLICANT

Holland & Hart LLP

Post Office Box 8749

555 Seventeenth Street, Suite 3200

Denver, Colorado

(303) 295-8563

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: )  
 )  
Alexander Kalnitsky et al. ) Group Art Unit:  
 )  
Serial No. ) Examiner:  
 )  
Filed: HEREWITH )  
 )  
For: ENHANCED PLANARIZATION )  
TECHNIQUE FOR AN INTEGRATED )  
CIRCUIT )

---

PRELIMINARY AMENDMENT

Assistant Commissioner  
for Patents  
Washington, D.C. 20231

Sir:

This preliminary amendment accompanies a continuation application, filed under 35 U.S.C. §53(b), of parent application serial number 08/456,343, filed June 1, 1995, by the applicant hereof. Said prior application serial number 08/456,343 was under final rejection, and the proposed amendment filed therein was not entered. The contents of said amendment are repeated hereinbelow. Entry is respectfully requested prior to calculation of the issue fee and examination on the merits.

IN THE SPECIFICATION

Please amend the specification as follows:

Page 1, line 1, please insert the following paragraph:

--This application is a continuation of copending patent application serial number 08/456,343, filed June 1, 1995.--

IN THE CLAIMS

Claims 1-25 were in the original application.

Please cancel claims 1, 8, and 15.

Please amend claims 2-7, 9-14, and 16-25 as follows:

Please amend claims 2-7, 9-14, and 16-24 as follows:

1 2 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 wherein said deposition step (c.) is plasma-enhanced.

1 3 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 wherein said deposition step (c.) uses TEOS as a source gas.

1 4 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 comprising the additional step of applying a passivating  
3 dielectric, under vacuum conditions, after said step (a.) and  
4 before said deposition step (b.).

1 5 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 wherein said deposition step (b.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

1 6 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 wherein said deposition step (d.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

1 7 (Amended). The [method] integrated circuit of Claim [1] 22,  
2 wherein said interlevel dielectric is a doped silicate glass.

1 9 (Amended). The [method ] integrated circuit of Claim [8] 23,  
2 wherein said deposition step (c.) is plasma-enhanced.

1 10 (Amended). The [method] integrated circuit of Claim [8] 23,  
2 wherein said deposition step (c.) uses TEOS as a source gas.

1 11 (Amended). The [method] integrated circuit of Claim [8] 23,  
2 comprising the additional step of applying a passivating

0320761  
0320762  
0320763  
0320764  
0320765  
0320766  
0320767  
0320768  
0320769  
0320770  
0320771  
0320772  
0320773  
0320774  
0320775  
0320776  
0320777  
0320778  
0320779  
0320780  
0320781  
0320782  
0320783  
0320784  
0320785  
0320786  
0320787  
0320788  
0320789  
0320790  
0320791  
0320792  
0320793  
0320794  
0320795  
0320796  
0320797  
0320798  
0320799  
0320800  
0320801  
0320802  
0320803  
0320804  
0320805  
0320806  
0320807  
0320808  
0320809  
0320810  
0320811  
0320812  
0320813  
0320814  
0320815  
0320816  
0320817  
0320818  
0320819  
0320820  
0320821  
0320822  
0320823  
0320824  
0320825  
0320826  
0320827  
0320828  
0320829  
0320830  
0320831  
0320832  
0320833  
0320834  
0320835  
0320836  
0320837  
0320838  
0320839  
0320840  
0320841  
0320842  
0320843  
0320844  
0320845  
0320846  
0320847  
0320848  
0320849  
0320850  
0320851  
0320852  
0320853  
0320854  
0320855  
0320856  
0320857  
0320858  
0320859  
0320860  
0320861  
0320862  
0320863  
0320864  
0320865  
0320866  
0320867  
0320868  
0320869  
0320870  
0320871  
0320872  
0320873  
0320874  
0320875  
0320876  
0320877  
0320878  
0320879  
0320880  
0320881  
0320882  
0320883  
0320884  
0320885  
0320886  
0320887  
0320888  
0320889  
0320890  
0320891  
0320892  
0320893  
0320894  
0320895  
0320896  
0320897  
0320898  
0320899  
0320900  
0320901  
0320902  
0320903  
0320904  
0320905  
0320906  
0320907  
0320908  
0320909  
0320910  
0320911  
0320912  
0320913  
0320914  
0320915  
0320916  
0320917  
0320918  
0320919  
0320920  
0320921  
0320922  
0320923  
0320924  
0320925  
0320926  
0320927  
0320928  
0320929  
0320930  
0320931  
0320932  
0320933  
0320934  
0320935  
0320936  
0320937  
0320938  
0320939  
0320940  
0320941  
0320942  
0320943  
0320944  
0320945  
0320946  
0320947  
0320948  
0320949  
0320950  
0320951  
0320952  
0320953  
0320954  
0320955  
0320956  
0320957  
0320958  
0320959  
0320960  
0320961  
0320962  
0320963  
0320964  
0320965  
0320966  
0320967  
0320968  
0320969  
0320970  
0320971  
0320972  
0320973  
0320974  
0320975  
0320976  
0320977  
0320978  
0320979  
0320980  
0320981  
0320982  
0320983  
0320984  
0320985  
0320986  
0320987  
0320988  
0320989  
0320990  
0320991  
0320992  
0320993  
0320994  
0320995  
0320996  
0320997  
0320998  
0320999  
0321000

3 dielectric, under vacuum conditions, after said step (a.) and  
4 before said deposition step (b.).

1 12 (Amended). The [method] integrated circuit of Claim [8] 23,  
2 wherein said deposition step (b.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

1 13 (Amended). The [method] integrated circuit of Claim [8] 23,  
2 wherein said deposition step (d.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

1 14 (Amended). The [method] integrated circuit of Claim [8] 23,  
2 wherein said interlevel dielectric is a doped silicate glass.

1 16 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 wherein said deposition step (c.) is plasma-enhanced.

1 17 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 wherein said deposition step (c.) uses TEOS as a source gas.

1 18 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 comprising the additional step of applying a passivating  
3 dielectric, under vacuum conditions, after said step (a.) and  
4 before said deposition step (b.).

1 19 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 wherein said deposition step (b.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

1 20 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 wherein said interlevel dielectric is a doped silicate glass.

1 21 (Amended). The [method] integrated circuit of Claim [15] 24,  
2 wherein said deposition step (d.) applies said spin-on glass with  
3 a thickness in the range of 1000-5000Å inclusive.

22 (Amended). An integrated circuit manufactured by the method  
[of claim 1.] comprising the acts of:

(a.) providing a partially fabricated integrated circuit  
structure;

(b.) applying and curing spin-on glass, to form a first  
dielectric layer;

(c.) depositing dielectric material, to form a second dielectric  
layer over said first dielectric layer;

(d.) applying and curing spin-on glass, to form a third  
dielectric layer, to produce a stack including said third  
dielectric layer over said first and second dielectric layers;

(e.) performing a global etchback to substantially remove  
portions of said dielectric stack from high points of said  
partially fabricated structure, wherein at least a portion of  
said third dielectric layer remains after said global etchback;

(f.) deposition of an interlevel dielectric at least over said  
remaining third dielectric layer;

(g.) etching holes in said interlevel dielectric in predetermined  
locations; and

(h.) depositing and patterning a metallization layer to form a  
desired pattern of connections, including connections through  
said holes.

23 (Amended). An integrated circuit manufactured by the method  
[of claim 8.] comprising the acts of:

(a.) providing a partially fabricated integrated circuit  
structure;

(b.) applying and curing spin-on glass, to form a first  
dielectric layer;

(c.) depositing silicon dioxide, to form a second dielectric  
layer over said first dielectric layer;

(d.) applying and curing spin-on glass, to form a third  
dielectric layer to produce a dielectric stack including said  
third dielectric layer over said first and second layers;

(e.) performing a global etchback to substantially remove said  
dielectric stack from high points of said partially fabricated

14 structure, wherein at least a portion of said spin-on glass of  
15 said third dielectric layer remains after said global etchback;  
16 (f.) deposition of an interlevel dielectric at least over said  
17 remaining spin-on glass of said third dielectric layer;  
18 (g.) etching holes in said interlevel dielectric in predetermined  
19 locations; and  
20 (h.) depositing and patterning a metallization layer to form a  
21 desired pattern of connections, including connections through  
22 said holes.

1 24 (Amended). An integrated circuit manufactured by the method  
2 [of claim 15.] comprising the acts of:  
3 (a.) providing a partially fabricated integrated circuit  
4 structure;  
5 (b.) applying and curing spin-on glass, to form a first  
6 dielectric layer;  
7 (c.) depositing dielectric material, to form a second dielectric  
8 layer over said first dielectric layer, said second dielectric  
9 layer having a thickness equal to or less than said first  
10 dielectric layer;  
11 (d.) applying and curing spin-on glass, to form a third  
12 dielectric layer to produce a dielectric stack including said  
13 third dielectric layer over said first and second dielectric  
14 layers, said third dielectric layer having a thickness equal to  
15 or greater than said second layer;  
16 (e.) performing a global etchback to substantially remove said  
17 dielectric stack from high points of said partially fabricated  
18 structure, wherein at least a portion of said third dielectric  
19 layer remains after said global etchback;  
20 (f.) deposition of an interlevel dielectric at least over said  
21 remaining second dielectric layer;  
22 (g.) etching holes in said interlevel dielectric in predetermined  
23 locations; and  
24 (h.) depositing and patterning a metallization layer to form a  
25 desired pattern of connections, including connections through  
26 said holes.



Claim 25, line 17, change "selectred" to --selected--.

REMARKS

Claims 22, 23, and 24, have been amended from the parent application in several respects. The first, which was not necessitated by the examiner's rejection, is to make them independent so that claims 2-7, 9-14, and 16-21 may depend respectively therefrom. The second is to clarify the language of the dielectric layers to distinguish from dielectric materials in some recitations and dielectric layers in others. The third is to clarify the identity of the third layer which is only partially removed, to leave remaining a portion of SOG over an interlevel dielectric of the second layer. The claims originally presented erroneously referred to the removal only of the second layer without reference to the removal of the third, and in which a portion of the third dielectric layer remained after global etchback. The fourth change made to the claims, also not necessitated by the examiner's rejection is to claim the steps of the method as "acts", in accordance with the language permitted by the sixth paragraph of 35 U.S.C. §112.

Claim groups 2-7, 9-14, and 16-21 have been amended to depend respectively from now independent claims 22, 23, and 24.

Claim 25 has been amended to correct a typographical error on line 17.

THE PRIOR 35 U.S.C. §103 REJECTION

Claims 2-7, 9-14, and 16-25, had been rejected in the parent application under 35 U.S.C. §103(a) as being obvious from Elkins (4,676,867).

In the parent application, the examiner apparently misunderstood the arguments made in distinguishing the structure that results from the process advanced in the Amendment filed September 15, 1997. Apparently, the examiner was of the opinion that the arguments were directed toward the novelty of the





	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

Alex Kalnitsky,  
Yih-Shung Lin,

Inventor

### Assignee

Attorney's Docket No. **SGS-011/93-C-32**  
Robert Groover, REG.PAT.ATTY.

## Background and Summary of the Invention

The present invention relates to formation and structures for interlevel dielectrics in integrated circuit fabrication.

5 A high degree of planarization is essential in the fabrication of integrated circuits with multiple levels of interconnect. Application of spin-on glass,<sup>1</sup> followed by global etch-back, is widely used in the industry to achieve the desired level of surface planarity. However, spin on glass ("SOG") and SOG etch-back technique are inadequate in a variety of situations where topologies with high aspect ratio and/or  
10 more topologies are encountered due to lack of planarization and/or sog cracks.

In most cases, successful planarization of severe topologies is achieved by a single or double SOG deposition+etchback step in the following sequence:

- 15 a) a layer of dielectric is applied between the underlying surface and SOG.  
b) application of a layer of SOG and SOG cure;

---

20 <sup>1</sup>Spin-on glass deposition is an example of a "sol-gel" process, which has been used in the semiconductor industry for many years. The unprocessed spin-on glass material (available in numerous formulations) is a fluid material (actually a gel). After the liquid material is coated onto the face of a wafer, the wafer is rotated at high speed to throw off the excess material. The surface tension and adhesion of the material provides a flat (planarized) surface with a controlled thickness. The liquid material is then baked, to drive off solvents and provide a stable solid  
25 silicate glass. See generally, e.g., Dauksher *et al.*, "Three 'low Dt' options for planarizing the pre-metal dielectric on an advanced double poly BiCMOS process," 139 J.ELECTROCHEM.SOC. 532-6 (1992), which is hereby incorporated by reference.

- c) application of a second layer of SOG and SOG cure (optional); and
- d) SOG etchback.

However, in extreme topologies, when the volume of SOG is very large, shrinkage of SOG during planarization and post-planarization processing leads to formation of undesirable cracks or voids.

The proposed method seeks to alleviate the problem of SOG cracking by performing the following operations:

- a) Conventional dielectric deposition is applied (optional);
- b) Application of a layer of SOG and SOG cure (as in prior art);
- c) deposition of a layer of dielectric (e.g. TEOS/ozone deposition, or simple plasma-enhanced-TEOS,<sup>2</sup> or plasma-enhanced-silane oxide) with or without dopant can be used to adjust for etch back selectivity between SOG and dielectric. Thicknesses between 1000Å to 5000Å can be used.
- d) application of a second layer of SOG and/or SOG cure: and
- e) SOG etchback.

This process will leave a layer of dielectric between the 1st and the 2nd SOG layers in locations where conventional planarization technique are likely to crack or void. This provides enhanced reliability.

The thickness of the first SOG layer can be reduced to avoid any undesired effects, such as field inversion of underlying devices or

<sup>2</sup>"TEOS," or tetraethoxysilane, is a popular and convenient feedstock for deposition of oxides from the vapor phase.

enhanced hot-carrier injection.<sup>3</sup>

A positive sloped valley is produced for second dielectric deposition. The step coverage will be enhanced due to this positive slope.

- 5        The structure provided by these steps has improved resistance to cracking, and improved resistance to other undesirable possible effects of thick spin-on glass layers.

- 10        According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure; applying and curing spin-on glass, to form a first dielectric; depositing dielectric material under vacuum conditions, to form a second dielectric layer over said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and  
15        second layers; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.  
20

According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure;

25        <sup>3</sup>See, e.g., Lifshitz *et al.*, "Hot-carrier aging of the MOS transistor in the presence of spin-on glass as the interlevel dielectric," 12 IEEE ELECTRON DEVICE LETTERS 140-2 (March 1991), which is hereby incorporated by reference.

5 applying and curing spin-on glass, to form a first dielectric; depositing silicon dioxide under vacuum conditions, to form a second dielectric layer over said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.

10 According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure; applying and curing spin-on glass, to form a first dielectric layer; 15 depositing dielectric material under vacuum conditions, to form a second dielectric layer over said first layer, said second dielectric layer having a thickness equal to or less than said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers, said third dielectric 20 layer having a thickness equal to or greater than said second layer; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization 25 layer to form a desired pattern of connections, including connections through said holes.

According to a disclosed class of innovative embodiments, there



is provided: An integrated circuit, comprising: an active device structure, including therein a substrate, active device structures, isolation structures, and one or more patterned thin film conductor layers including an uppermost conductor layer; and a planarization structure, overlying recessed portions of said active device structure, comprising a layer of sol-gel-deposited dielectric overlain by a layer of vacuum-deposited dielectric overlain by a further layer of sol-gel-deposited dielectric; an interlevel dielectric overlying said planarization structure and said active device structure, and having via holes therein which extend to selected locations of said uppermost conductor layer; and an additional thin-film patterned conductor layer which overlies said interlevel dielectric and extends through said via holes to said selected locations of said uppermost conductor layer.

### Brief Description of the Drawing

The present invention will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

Figures 1A-1C show steps in a conventional process;

Figures 2A-2C show steps in a first embodiment of the invention;

Figures 3A-3C show steps in a second embodiment of the invention.

Figure 4 shows a sample device structure incorporating a planarization layer according to the disclosed innovations.

## Description of the Preferred Embodiments

The numerous innovative teachings of the present application will be described with particular reference to the presently preferred embodiment. However, it should be understood that this class of  
5   embodiments provides only a few examples of the many advantageous uses of the innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others.

10    The disclosed process steps can be applied, for example, after fabrication of the first metal layer. Thus, the starting structure would be patterned metallization lines running over an interlevel dielectric which includes contact holes, and also has topographical excursions due to the underlying polysilicon layer(s) and field oxide layer. The  
15   maximum topographical excursion will include contributions from all of these. (However, the disclosed innovations can also be applied after fabrication of the second metal layer, before deposition of a third metal layer.)

20    Figures 1A-1C show steps in a conventional process. The starting structure will of course be defined by the previous process steps; but assume, for example, that the recesses have widths of 0.8  $\mu\text{m}$  each, are spaced on a minimum pitch of 1.6  $\mu\text{m}$ , and have a maximum depth of 1  $\mu\text{m}$ . (Of course, these numbers are merely illustrative.)

25    As shown in Figure 1A, a first layer 1 of SOG would be spun on and cured, to a thickness of e.g. 3000Å in flat areas. (The thickness is substantially more in recessed areas.) As is well known to those of

ordinary skill, the thickness of the SOG is determined by the individual composition and by the spin rate. As seen in Figure 1A, a single deposition of SOG is not enough to fill the recesses.

5 As shown in Figure 1B, a second layer 2 of SOG would then be spun on and cured, to provide an additional thickness of e.g. 3000Å in flat areas.

A global etchback step is then performed, to remove the SOG from flat areas. The resulting surface contour, as shown in Figure 1C, is susceptible to cracking.

10 Figures 2A-2C show steps in a first embodiment of the invention. Assume that the same recess dimensions are used as in Figures 1A-1C. Again, the specific dimensions and parameters given here are merely illustrative, and do not delimit the invention.

15 A first layer 1 of SOG is deposited as in Figure 1A. That is, for example, a siloxane-based spin-on glass<sup>4</sup> is spun on to a thickness of 2000Å over flat areas, and is then cured for 60 minutes at 425°C.

20 A layer 3 of low-temperature oxide is then deposited, to a thickness of 2000Å. (For example, this may be done by plasma-enhanced deposition of TEOS.) This produces the structure shown in Figure 2B.

A second layer 2 of SOG is then be spun on and cured, to provide an additional thickness of e.g. 3000Å in flat areas.

A global etchback step is then performed, to remove the SOG and TEOS from flat areas. The resulting surface contour, as shown in

25 <sup>4</sup>Such materials may be obtained, for example, from Ohka America™ or Allied Signal™ or other suppliers.

Figure 2C, provides improved filling of the recessed areas. Moreover, the combination of slightly different materials (SOG and low-temperature oxide) reduces susceptibility to cracking.

For simplicity, the drawing of Figure 2C shows exactly 100%  
5 etchback, but of course the degree of etchback can be varied if desired.

Figures 3A-3C show steps in a second embodiment of the invention. This may be particularly advantageous with more extreme topologies. In this embodiment, assume, for example, that the recessed areas have widths of  $0.8\ \mu\text{m}$  each, are spaced on a minimum pitch of  
10  $1.6\ \mu\text{m}$ , and have a maximum depth of  $2\ \mu\text{m}$ . (Of course, these numbers are merely illustrative.)

A first layer 1 of SOG is spun on and cured to produce a thickness of  $2000\text{\AA}$  over flat areas, as shown in Figure 3A.

A layer 3 of low-temperature oxide is then deposited, to a  
15 thickness of  $3000\text{\AA}$ . (For example, this may be done by plasma-enhanced deposition of TEOS.) This produces the structure shown in Figure 3B.

A second layer 2 of SOG is then be spun on and cured, to provide an additional thickness of e.g.  $2000\text{\AA}$  in flat areas.

A global etchback step is then performed, to remove the SOG and TEOS from flat areas. The resulting surface contour, as shown in  
20 Figure 3C, provides improved filling of the recessed areas, even under extreme topologies. Moreover, the combination of slightly different materials (SOG and low-temperature oxide) reduces susceptibility to  
25 cracking.

For simplicity, the drawing of Figure 3C shows exactly 100% etchback, but of course the degree of etchback can be varied if desired.

In alternative embodiments, it is also possible to deposit a plasma oxide before the first layer of spin-on glass. (This is commonly done to prevent direct contact between the SOG and the underlying metalization.) In this embodiment, 1000Å-5000Å of (for example) TEOS oxide would be deposited before the first layer of SOG.

Processing then continues with deposition of an interlevel dielectric, such as PSG, and conventional further processing steps.

One particular advantage of the disclosed invention is that it can be very easily implemented (in at least some processes) by a simple transposition of steps (depositing the low-temperature oxide before, rather than after, the second layer of spin-on glass).

Figure 4 shows a sample device structure incorporating a planarization layer according to the disclosed innovations. In this example, the partially fabricated device structure included active devices 12 in a substrate 10, including polysilicon lines 14. Field oxide 13 provides lateral separation active devices. Metal lines 18 overlie a first interlevel dielectric 16 (e.g. of BPSG over TEOS), and make contact to active device areas at contact locations 20. (This provides the starting structure on which planarization is performed as described above.) A planarization layer 22 is then deposited, by the techniques described above, to reduce or eliminate the topographical excursions of the structure. An interlevel dielectric 24 overlies the planarization layer 22 (and the rest of the planarized structure), and includes via holes 25 through which a second metal layer 26 contacts the first metal layer 18. The structure shown can be topped by a protective overcoat (not shown) through which holes are etched to expose locations of contact pads in the second metal layer.

### **Further Modifications and Variations**

It will be recognized by those skilled in the art that the innovative concepts disclosed in the present application can be applied in a wide variety of contexts. Moreover, the preferred implementation can be modified in a tremendous variety of ways. Accordingly, it should be understood that the modifications and variations suggested below and above are merely illustrative. These examples may help to show some of the scope of the inventive concepts, but these examples do not nearly exhaust the full scope of variations in the disclosed novel concepts.

The disclosed innovative steps have been described in the context of via formation (e.g. forming connections from second metal to first metal, or third metal to second metal). Due to the accumulated topographical excursions, planarization is especially desirable at these stages. However, the disclosed innovative concepts can also be applied to planarization of lower levels as well.

The disclosed innovative concepts can also be applied to other spin-on materials, such as polyimide or polymethylmethacrylate.

As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given.

## CLAIMS

What is claimed is:

1. An integrated circuit fabrication method, comprising the steps of:
  - (a.) providing a partially fabricated integrated circuit structure;
  - (b.) applying and curing spin-on glass, to form a first dielectric;
  - (c.) depositing dielectric material under vacuum conditions, to form  
5 a second dielectric layer over said first layer;
  - (d.) applying and curing spin-on glass, to form a dielectric stack  
including a third dielectric layer over said first and second  
layers;
  - (e.) performing a global etchback to substantially remove said  
10 dielectric stack from high points of said partially fabricated  
structure;
  - (f.) deposition of an interlevel dielectric;
  - (g.) etching holes in said interlevel dielectric in predetermined  
locations; and
  - 15 (h.) depositing and patterning a metallization layer to form a desired  
pattern of connections, including connections through said  
holes.
2. The method of Claim 1, wherein said deposition step (c.) is plasma-enhanced.
3. The method of Claim 1, wherein said deposition step (c.) uses TEOS as a source gas.



4. The method of Claim 1, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and before said deposition step (b.).
5. The method of Claim 1, wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
6. The method of Claim 1, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
7. The method of Claim 1, wherein said interlevel dielectric is a doped silicate glass.

8. An integrated circuit fabrication method, comprising the steps of:
- (a.) providing a partially fabricated integrated circuit structure;
  - (b.) applying and curing spin-on glass, to form a first dielectric;
  - (c.) depositing silicon dioxide under vacuum conditions, to form a  
5 second dielectric layer over said first layer;
  - (d.) applying and curing spin-on glass, to form a dielectric stack  
including a third dielectric layer over said first and second  
layers;
  - (e.) performing a global etchback to substantially remove said  
10 dielectric stack from high points of said partially fabricated  
structure;
  - (f.) deposition of an interlevel dielectric;
  - (g.) etching holes in said interlevel dielectric in predetermined  
locations; and
  - 15 (h.) depositing and patterning a metallization layer to form a desired  
pattern of connections, including connections through said  
holes.
9. The method of Claim 8, wherein said deposition step (c.) is plasma-enhanced.
10. The method of Claim 8, wherein said deposition step (c.) uses TEOS as a source gas.
11. The method of Claim 8, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and before said deposition step (b.).

12. The method of Claim 8, wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
13. The method of Claim 8, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
14. The method of Claim 8, wherein said interlevel dielectric is a doped silicate glass.

15. An integrated circuit fabrication method, comprising the steps of:

- (a.) providing a partially fabricated integrated circuit structure;
- (b.) applying and curing spin-on glass, to form a first dielectric layer;
- 5 (c.) depositing dielectric material under vacuum conditions, to form a second dielectric layer over said first layer, said second dielectric layer having a thickness equal to or less than said first layer;
- 10 (d.) applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers, said third dielectric layer having a thickness equal to or greater than said second layer;
- 15 (e.) performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure;
- (f.) deposition of an interlevel dielectric;
- (g.) etching holes in said interlevel dielectric in predetermined locations; and
- 20 (h.) depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.

16. The method of Claim 15, wherein said deposition step (c.) is plasma-enhanced.


17. The method of Claim 15, wherein said deposition step (c.) uses TEOS as a source gas.

18. The method of Claim 15, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and before said deposition step (b.).
19. The method of Claim 15, wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
20. The method of Claim 15, wherein said interlevel dielectric is a doped silicate glass.
21. The method of Claim 15, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000Å inclusive.
22. An integrated circuit manufactured by the method of Claim 1.
23. An integrated circuit manufactured by the method of Claim 8.
24. An integrated circuit manufactured by the method of Claim 15.

25. An integrated circuit, comprising:

- 5 (a.) an **active device structure**, including therein a substrate, active device structures, isolation structures, and one or more patterned thin film conductor layers including an uppermost conductor layer; and
- 10 (b.) a **planarization structure**, overlying recessed portions of said active device structure, comprising a layer of sol-gel-deposited dielectric overlain by a layer of vacuum-deposited dielectric overlain by a further layer of sol-gel-deposited dielectric;
- 15 (c.) an **interlevel dielectric** overlying said planarization structure and said active device structure, and having **via holes** therein which extend to selected locations of said uppermost conductor layer; and
- (d.) an **additional thin-film patterned conductor layer** which overlies said interlevel dielectric and extends through said via holes to said selectred locations of said uppermost conductor layer.






Spin/Cure of SOG-1

substrate


Fig. 1A



Spin SOG-2  
on top of SOG-1  
and cure

Substrate


Fig. 1B



SOG etchback

Fig. 1C






SOG-1 Spin/Cure


Fig. 2A

Substrate




LTO deposition  
and SOG-2 spin cure

Fig. 2B




SOG/LTO etchback

Fig. 2C




SOG-1 spin/cure

Fig. 3A




LTO deposition and  
SOG-2 spin/cure

Fig. 3B



SOG etchback

Fig. 3C



**DECLARATION AND POWER OF ATTORNEY**

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below.

I believe that I am an original, first and joint inventor of the innovative subject matter described and claimed in the U.S. patent application, entitled **Enhanced Planarization Technique for an Integrated Circuit** (Att'y Docket No. SGS-011), which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified U.S. patent application, **INCLUDING THE CLAIMS**.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulation, §1.56(a).

I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention or discovery thereof.

I do not know and do not believe that the claimed invention was ever patented or described in any printed publication in any country before my invention or discovery thereof.

I do not know and do not believe that the claimed invention was ever patented or made the subject of an inventor's certificate issued prior to the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns.

I do not know and do not believe that the claimed invention was ever patented or described in any printed publication in any country more than one year prior to the filing date of this U.S. application.

I do not know and do not believe that the claimed invention was ever in public use or on sale in the United States of America more than one year prior to the filing date of this U.S. application.

I hereby appoint Robert Groover, Reg.No.30,059, Richard A. Bachand, Reg.No.25,107, Lisa Jorgenson, Reg.No.34,845, and Betty Formby, Reg.No.36,536, to prosecute this application and transact all business in the Patent and Trademark Office connected therewith, and also to file and prosecute any corresponding application in any foreign country.

I hereby direct that all correspondence and telephone calls be addressed to:

Lisa Jorgenson  
LEGAL Dept.  
SGS-Thomson Microelectronics Inc.  
1310 Electronics Drive,  
Carrollton TX 75006

(214) 466-7414.

I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may also jeopardize the validity of the application or any patent issued thereon.

Inventor: Alex Kalnitsky

Date: \_\_\_\_\_ Signature: \_\_\_\_\_

Residence and Mailing Address: \_\_\_\_\_

Citizenship: \_\_\_\_\_

Inventor: Yih-Shung Lin

Date: 11/30/93 Signature: Yih-Shung Lin

Residence and Mailing Address: 4308 Brady Dr., Plano (Collin Co.) TX 75023

Citizenship: Republic of China

**DECLARATION AND POWER OF ATTORNEY**

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below.

I believe that I am an original, first and joint inventor of the innovative subject matter described and claimed in the U.S. patent application, entitled **Enhanced Planarization Technique for an Integrated Circuit** (Att'y Docket No. SGS-011), which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified U.S. patent application, **INCLUDING THE CLAIMS**.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulation, §1.56(a).

I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention or discovery thereof.

I do not know and do not believe that the claimed invention was ever patented or described in any printed publication in any country before my invention or discovery thereof.

I do not know and do not believe that the claimed invention was ever patented or made the subject of an inventor's certificate issued prior to the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns.

I do not know and do not believe that the claimed invention was ever patented or described in any printed publication in any country more than one year prior to the filing date of this U.S. application.

I do not know and do not believe that the claimed invention was ever in public use or on sale in the United States of America more than one year prior to the filing date of this U.S. application.

I hereby appoint Robert Groover, Reg.No.30,059, Richard A. Bachand, Reg.No.25,107, Lisa Jorgenson, Reg.No.34,845, and Betty Formby, Reg.No.36,536, to prosecute this application and transact all business in the Patent and Trademark Office connected therewith, and also to file and prosecute any corresponding application in any foreign country.

I hereby direct that all correspondence and telephone calls be addressed to:

Lisa Jorgenson  
LEGAL Dept.  
SGS-Thomson Microelectronics Inc.  
1310 Electronics Drive,  
Carrollton TX 75006

(214) 466-7414.

I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may also jeopardize the validity of the application or any patent issued thereon.

Inventor: Alex Kalnitsky

Date: Dec 2, 1993

Signature: A. Kalnitsky

Residence and Mailing Address: 2 rue Thiers, 38000 Grenoble,

Citizenship: CANADIAN

France

Inventor: Yih-Shung Lin

Date: \_\_\_\_\_

Signature: \_\_\_\_\_

Residence and Mailing Address: 4308 Brady Dr., Plano (Collin Co.) TX 75023

Citizenship: Republic of China